# Table of Contents

<table>
<thead>
<tr>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>STUN Runner™ Main Wiring Diagram</td>
<td>1</td>
</tr>
<tr>
<td>STUN Runner™ Multisync Game PCB</td>
<td>2-11</td>
</tr>
<tr>
<td>STUN Runner™ SA Audio II PCB</td>
<td>12-13</td>
</tr>
<tr>
<td>Power Supply and Coin Door Wiring Diagrams and</td>
<td>14</td>
</tr>
<tr>
<td>Schematic Diagram for the Hitron Power Supply</td>
<td></td>
</tr>
<tr>
<td>STUN Runner™ Memory Map</td>
<td>15</td>
</tr>
</tbody>
</table>
Correct Jumper Settings for S.T.U.N. RUNNER

<table>
<thead>
<tr>
<th>Jumper</th>
<th>Setting</th>
</tr>
</thead>
<tbody>
<tr>
<td>Speed</td>
<td>A, B</td>
</tr>
<tr>
<td>BCLK</td>
<td>QS</td>
</tr>
<tr>
<td>VCLK</td>
<td>QS/2</td>
</tr>
</tbody>
</table>

NOTICE TO ALL PERSONS REQUIRING THIS DRAWING:

CONFIDENTIAL: Reproduction forbidden without the specific written permission of Atari Games Corporation, Milpitas, CA. This drawing is only conditionally issued and neither its contents nor any reproduction thereof may be disseminated without consent from the holder of the original drawing. The publisher assumes no liability for any unauthorized reproduction of this drawing or any design or technical information therein. Any right to reproduce this drawing, or any part thereof, except for its use in connection with the manufacture under the copyright owner's license, is granted in consideration of the sale of this copyrighted work, and the manufacturer under the copyright owner's license, is granted in consideration of the sale of this copyrighted work, and the manufacturer assumes all responsibility for any use of the information contained herein.
### Main Board Memory Map

**ROMEN: Program ROM (Read Only)**

<table>
<thead>
<tr>
<th>Address</th>
<th>Content</th>
</tr>
</thead>
<tbody>
<tr>
<td>00 0000 - 01 FFFF</td>
<td>ROM 0 128K Bytes</td>
</tr>
<tr>
<td>02 0000 - 03 FFFF</td>
<td>ROM 1 128K Bytes</td>
</tr>
<tr>
<td>04 0000 - 05 FFFF</td>
<td>ROM 2 128K Bytes</td>
</tr>
<tr>
<td>06 0000 - 07 FFFF</td>
<td>ROM 3 128K Bytes</td>
</tr>
<tr>
<td>08 0000 - 09 FFFF</td>
<td>ROM 4 128K Bytes</td>
</tr>
<tr>
<td>0A 0000 - 0B FFFF</td>
<td>ROM 5 128K Bytes</td>
</tr>
<tr>
<td>0C 0000 - 0D FFFF</td>
<td>ROM 6 128K Bytes</td>
</tr>
<tr>
<td>0E 0000 - 0F FFFF</td>
<td>ROM 7 128K Bytes</td>
</tr>
</tbody>
</table>

**OPTO: Optical Steering Wheel Reader**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>40 0000</td>
<td>[R] OPTORD Read the Optical Counter</td>
</tr>
<tr>
<td>40 0001</td>
<td>[W] OPTORIES Reset the Optical Counter</td>
</tr>
<tr>
<td>40 0002</td>
<td>[W] CENTRES Reset the Optical Center Flag</td>
</tr>
</tbody>
</table>

**NBUS**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 0000</td>
<td>[R/W] SCOM Serial Sound Communications</td>
</tr>
<tr>
<td>60 0001</td>
<td>[R] SCOMR Reset SCOM IC (Address Strobe) READ ONLY</td>
</tr>
<tr>
<td>60 0002</td>
<td>[W] SCOML Latches on Address Strobe (Data is ignored)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 0004</td>
<td>LED 1 off</td>
</tr>
<tr>
<td>60 0005</td>
<td>LED 2 off</td>
</tr>
<tr>
<td>60 0006</td>
<td>LED 3 on</td>
</tr>
<tr>
<td>60 0007</td>
<td>LED 4 on</td>
</tr>
<tr>
<td>60 0008</td>
<td>LED 5 on</td>
</tr>
<tr>
<td>60 0009</td>
<td>LED 6 on</td>
</tr>
<tr>
<td>60 000A</td>
<td>LED 7 on</td>
</tr>
<tr>
<td>60 000B</td>
<td>LED 8 on</td>
</tr>
</tbody>
</table>

**GSP**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>60 0004</td>
<td>LC1CN Aux Control 1 High (Latched)</td>
</tr>
<tr>
<td>60 0005</td>
<td>LC2DN Aux Control 2 High (Latched)</td>
</tr>
<tr>
<td>60 0006</td>
<td>ZP1WEN ZeroPower RAM Enable 1 (Latched)</td>
</tr>
<tr>
<td>60 0007</td>
<td>ZP2WDS ZeroPower RAM Disable 2 (Latched)</td>
</tr>
<tr>
<td>60 0008</td>
<td>GSP Reset Low</td>
</tr>
<tr>
<td>60 0009</td>
<td>MSP Reset Low</td>
</tr>
<tr>
<td>60 0010</td>
<td>LED 1 on</td>
</tr>
<tr>
<td>60 0011</td>
<td>LED 2 on</td>
</tr>
<tr>
<td>60 0012</td>
<td>LED 3 on</td>
</tr>
<tr>
<td>60 0013</td>
<td>LED 4 on</td>
</tr>
<tr>
<td>60 0014</td>
<td>ZP1WDS ZeroPower RAM Disable 1 (Latched)</td>
</tr>
<tr>
<td>60 0015</td>
<td>ZP2WEN ZeroPower RAM Enable 2 (Latched)</td>
</tr>
<tr>
<td>60 0016</td>
<td>GSP Reset High</td>
</tr>
<tr>
<td>60 0017</td>
<td>MSP Reset High</td>
</tr>
<tr>
<td>60 0020</td>
<td>[W] WDCLR Clear Watch Dog (Address Strobe)</td>
</tr>
<tr>
<td>60 0021</td>
<td>[R] SW1</td>
</tr>
</tbody>
</table>

**LSBUS**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>A0 0000</td>
<td>[R] W9D, Write to Shifted interface and Coin Counters. Latches on Address Strobe (Data is ignored)</td>
</tr>
<tr>
<td>A0 0001</td>
<td>[W] WR9, Write to Shifted Interface and Coin Counters. Latches on Address Strobe (Data is ignored)</td>
</tr>
<tr>
<td>A0 0002</td>
<td>SEL 1 Low</td>
</tr>
<tr>
<td>A0 0003</td>
<td>SEL 2 Low</td>
</tr>
<tr>
<td>A0 0004</td>
<td>SEL 3 Low</td>
</tr>
<tr>
<td>A0 0005</td>
<td>SEL 4 Low</td>
</tr>
<tr>
<td>A0 0006</td>
<td>Coin Counter 1 off</td>
</tr>
<tr>
<td>A0 0007</td>
<td>Coin Counter 2 off</td>
</tr>
<tr>
<td>A0 0010</td>
<td>SEL 1 High</td>
</tr>
<tr>
<td>A0 0011</td>
<td>SEL 2 High</td>
</tr>
<tr>
<td>A0 0012</td>
<td>SEL 3 High</td>
</tr>
<tr>
<td>A0 0013</td>
<td>SEL 4 High</td>
</tr>
<tr>
<td>A0 0014</td>
<td>Coin Counter 1 on</td>
</tr>
<tr>
<td>A0 0015</td>
<td>Coin Counter 2 on</td>
</tr>
<tr>
<td>A0 0016</td>
<td>[R] ,W20, Sixteen External Switch Inputs</td>
</tr>
<tr>
<td>A0 0017</td>
<td>[W] ,W10, Shifter Interface Latch, D16 - D15</td>
</tr>
<tr>
<td>B0 0000</td>
<td>[R] ,RD0, Read 8 Bit A/D</td>
</tr>
<tr>
<td>B0 0001</td>
<td>[W] ,W20, Steering Wheel Latch, D16 - D15</td>
</tr>
<tr>
<td>B0 0002</td>
<td>[R] ,RD0, Read 12 Bit A/D</td>
</tr>
<tr>
<td>B0 0040</td>
<td>[W] ,WRL, A/D Control</td>
</tr>
<tr>
<td>D7 - A121B</td>
<td>12 Bit A/D Byte Select</td>
</tr>
<tr>
<td>D7 - A122D</td>
<td>12 Bit A/D Read</td>
</tr>
<tr>
<td>D6 - A12B</td>
<td>12 Bit A/D Address 1</td>
</tr>
<tr>
<td>D5 - A12A</td>
<td>12 Bit A/D Address 0</td>
</tr>
<tr>
<td>D3 - ALE, SC</td>
<td>8 Bit A/D Write</td>
</tr>
<tr>
<td>D2 - ADDC</td>
<td>8 Bit A/D Address C</td>
</tr>
<tr>
<td>D1 - ADDS</td>
<td>8 Bit A/D Address B</td>
</tr>
<tr>
<td>D0 - ADDA</td>
<td>8 Bit A/D Address A</td>
</tr>
</tbody>
</table>

### Main Board Memory Map, Contd.

**RAMEN: Ram and DUART (R/W)**

<table>
<thead>
<tr>
<th>Address</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FF 0000</td>
<td>DUART</td>
</tr>
<tr>
<td>FF 4000</td>
<td>- PF 4FFE ZRAM (4K Bytes)</td>
</tr>
<tr>
<td>FF 4001</td>
<td>- PF 4FF0 RAM 0 (16K Bytes)</td>
</tr>
<tr>
<td>FF 4002</td>
<td>- PF 4FF1 RAM 1 (16K Bytes)</td>
</tr>
</tbody>
</table>

### Notice to all Users

**CONVENTIONAL**: Reproduction forbidden with- out the specific written permission of Atari Games Corporation. ©1989 Atari Games Corporation. All rights reserved. No part of this work may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or by any information storage and retrieval system, without permission in writing from the publisher, or for manufacturer under the corporation's written license, or for manufacturer under the corporation's written license, or for manufacturer under the corporation's written license, or for manufacturer under the corporation's written license

© 1989 Atari Games Corporation

S.T.U.N. Runner™ Memory Map

Page 15

1st printing